NS23L TECHNICAL MANUAL



NS23L

TECHNICAL MANUAL

This document, and all subject matter disclosed herein, are proprietary items which National Semiconductor Corporation retains the exclusive rights of dissemination, reproduction, manufacture, and sale. This document is submitted in confidence for consideration by the designated recipient or intended using organization alone, unless permission for further disclosure is expressly granted in writing by National Semiconductor Corporation.

DEC, Q-BUS, LSI-11, LSI-11/2, PDP-11/03, and PDP-11/23 are registered trademarks of Digital Equipment Corporation.



TABLE OF CONTENTS


SE	CTION	PAGE
I	GENERAL DESCRIPTION Introduction Purpose Mechanical Description Environmental Specifications Power Requirements Access and Cycle Times Options Reliability	1-2 1-2 1-2 1-3 1-4 1-4 1-5
II	INSTALLATION AND MAINTENANCE General Tools Required Unpacking and Inspection Backplanes Processors Power Considerations Address Range Selection Battery Back-up Installing Memory Modules Verifying Memory Operation Maintenance	2-1 2-1 2-1 2-1 2-1 2-2 2-2 2-2 2-3 2-9 2-9
III	THEORY OF OPERATION General Interface Addressing Data Parity Generation and Checking Arbitration Timing and Control	3-1 3-1 3-7 3-7 3-7 3-8 3-9
IV	APPENDIX Schematic Assembly Drawing Bill of Materials	A-1 A-2 A-6 A-9

FIGURES

Page

1-1 2-1 2-2 3-1 3-2	Photograph of NS23L Jumper Location Chart Module Orientation Memory Cycle Timing External REFRESH Timing TABLES	1-1 2-7 2-8 3-1 3-1
Table		
2-1 2-2 2-3 3-1	Starting Address Selection Address Range Selections Jumper Definitions I/O Connector Pin List	2-4 2-5 2-6 3-6

Figure



SECTION I

GENERAL DESCRIPTION

1.1 INTRODUCTION

This manual contains four sections which describe the NS23L Add-in Memory System. This information includes a general description, an installation and maintenance section, theory of operation, and an appendix containing assembly drawings schematics and bill of materials. Figure 1-1 is a photograph of the NS23L Memory card.

1.2 PURPOSE

The NS23L Memory Card is an add-in memory for the DEC (Digital Equipment Corp.) LSI-11 Microcomputer system.

The card has been designed to be mechanically and electrically compatible with the LSI-11, PDP-11/03, LSI-11/2 and PDP-11/23 Systems. The card is compatible with DEC MSV11-D and MSV11-E series semiconductor memory cards, and can be installed in the H9281, H9270, H9273-A (connector A&B only) or DDV11-B backplanes.

1.3 MECHANICAL DESCRIPTION

The physical and mechanical details of the memory card are outlined in this section.

1.3.1 GENERAL

The NS23L Memory is completely contained on one multilayer printed circuit board.

A. Standard LSI-11 Backplanes

The NS23L Memory Card is designed to plug directly into standard H9270 ("Quad") and H928l ("Dual") LSI-11 backplane/card guide assemblies, and the DDV11-B ("Hex") expansion unit.

B. Precautions

In the H9270 and H9281 backplanes, slot one is reserved for the LSI-11 processor. The Memory Card may be inserted into any slot in these backplanes with the exception of slot number one.

If the DDV11-B expansion backplane is utilized, the memory card must be inserted into the A and B connectors of the backplane.

1.3.2 DIMENSIONS

PCB Thickness 0.056" Nominal

Width 5.19"

Length 8.93" (Includes Plastic Handles)

Max. Component Height0.375" Total thickness max 0.490"

1.4 ENVIRONMENTAL SPECIFICATIONS

The NS23L is designed to operate over a variety of environmental conditions. Listed below are the environmental conditions and specifications.

1.4.1 OPERATING SPECIFICATIONS

- 0 TEMPERATURE.....Ambient Air temperature range of 0° C to +55 $^{\circ}$ C.
- THERMAL SHOCK....The NS23L Memory can withstand a thermal shock with a maximum rate of change of 30°C per hour during operation.
- 0 HUMIDITY......0% to 95% relative humidity (without condensation).
- 0 ALITIUDE......-1000 feet msl to +10,000 feet msl.
- O COOLING......Suggested minimum air flow of 25 cfm.

1.4.2 SHIPPING AND STORAGE SPECIFICATIONS

- 0 TEMPERATURE.....The NS23L Memory can withstand a temperature range of -40°C to +85°C during shipment or storage.
- 0 THERMAL SHOCK....A thermal rate of change as high as 10°C per minute can be tolerated by the Memory.
- O ALTITUDE...... A Shipping Altitude of 40,000 feet can be withstood.
- MECHANICAL SHOCK. The NS23L Memory, housed in its shipping container, can tolerate mechanical shock resulting from drop tests performed in accordance with MIL-STD-810B, Method 516, procedure V, without exhibiting damage or degradation.

1.5 POWER REQUIREMENTS

1.5.1 PARAMETERS AND CONDITIONS

The NS23L Memory Card requires the following voltages:

- 1. +5.0 volts + 5%
- 2. +12.0 volts + 5%

1.5.2 POWER CONSUMPTION

The NS23L Memory Card, in a 32Kx18 configuration, has the following current requirements:

	STANDBY	OPERATING
+ 5.0 Volts	1.5 A Max. 1.2 A typ.	1.5 A Max. 1.2 A Typ.
+12.0 Volts	80 mA typ. 110 mA max.	350 mA typ. 400 mA max.

1.5.3 BATTERY BACK UP VOLTAGE REQUIREMENTS

The battery back-up voltages must meet the following requirements:

- 1. +12 + 5% 0 110mA max. 80mA typ.
- 2. +5 + 5% @ 550mA typ. 775mA max.

These current requirements are on a per-card basis.

1.6 ACCESS AND CYCLE TIMES

The performance of the memory card in an LSI-ll system is as follows:

Memory Function	Bus Cycle Type	Access Time (max)	Cycle Time (max)
Read	DATI	190ns	490ns
Write (Byte)	DATO (B)	90ns	390ns
Read/Modify/Write	DATIO (B)	700ns	1000ns

Notes: 1. If a memory cycle is requested during a Refresh operation, a delay of up to 500ns can be added to the above cycle times.

- 2. Read (DATI) cycle access time is defined as internal SYNC H to RPLY H with 25ns from SYNC H to DIN H. Write (DATO) cycle access time is defined as internal SYNCH H to RPLY H with 50ns from the SYNC H to DOUT H. All timings are taken at bus receiver outputs and bus driver inputs.
- 3. Cycle time is defined as SYNC H to SYNC H negated at maximum allowable LSI-ll bus speed.

1.7 OPTIONS

The NS23L is available with a varity of options to enhance the card.

1.7.1 MEMORY CAPACITY

The standard memory capacity of the memory card is:

32,768 words by 18 bits (32Kx18)

The 32,768 words can be assigned anywhere within the LSI-11 128K word* address space in 4K word increments.

* Optional extended addressing is available to 2 megawords.

1.7.2 OPTIONAL CAPACITIES

Optional capacities are available from a minimum of:

16,384 words by 16 bits (16Kx16) to a maximum of: 32,768 words by 18 bits (32Kx18).

1.7.3 PARITY GENERATION AND CHECK

See section 3.5

1.7.4 EXTENDED ADDRESS DECODING

Address decoding may be extended to 22 address lines for a total address range of two mega-words (four mega-bytes). See section 2.7 for implementation.

1.8 RELIABILITY

This card was designed to the best commercial standards of workmanship. Vigorous testing is conducted (including testing over operating temperature range) to ensure a reliable service of ten years at 24-hours per day usage (exclusive of routine maintenance time). The design is such that catastrophic failure occurrence is minimized and minimal propagation of such failure will be experienced.

SECTION II

INSTALLATION AND MAINTENANCE

2.1 GENERAL

This section contains the basic information for installing the NS23L memory module.

The NS23L can be installed in any backplane that is wired for DEC "Q Bus".

2.2 TOOLS REQUIRED

No special tools are required for installation. A ballpoint pen or small stylus may be needed to set the switches mounted on the memory module.

2.3 UNPACKING AND INSPECTION

Carefully unpack the memory module and visually examine it for physical shipping damage; i.e. broken, bent or dented parts.

CAUTION

Do not attempt to install or operate memory if physical damage is apparent.

2.4 BACKPLANES

The NS23L will operate in the following backplanes as described.

H9270 - In the A-B or the C-D connector rows except the processor location.

H9273-A - Only in the A-B connector row.

H9281 - Any slot except slot 1 which must contain the processor board.

DDV11-B - In the A-B or the C-D connector row except the processor location. It cannot be installed in the E-F row unless the Q-BUS has been installed by the user.

2.5 PROCESSORS

The NS23L memory module will work with all standard LSI-11 and KDF11 processor modules. It should be noted that many LSI-11 processor modules have memory on board and the NS23L must be configured not to respond to the address range that is assigned to the resident memory. The MXV11 multi-function module may also have on board memory.

2.6 POWER CONSIDERATIONS

The NS23L requires only +5 vdc and +12 vdc. Jumper points are provided to implement battery backup voltages if desired. The module has the following maximum current requirements:

	NON-BATTERY	BACKUP	BATTERY BACKUP
	OPERATING	STANDBY	STANDBY ONLY
+5	1.5A	1.5A	_
+12v	.4A	.11A	.11A
+5vb		. —	.770A

2.7 ADDRESS RANGE SELECTION

If using a processor that has an address space of 128K words refer to section 2.7.1 for switch settings. If memory management has increased the address space beyond 128K refer to section 2.7.2 for switch settings.

Switches S1 thru S12 assign the starting address of the module. The stopping address of the module is controlled by installing jumper W6 or W7, and the size of the memory. For a 16K word memory the stopping address is the starting address plus 16K. For a 32K word memory, the stopping address is the starting address plus 32K words. Jumper definitions are listed in table 2.3 and jumper locations are shown in figure 2.1.

2.7.1 STARTING ADDRESS ASSIGNMENT, 128K WORD

The NS23L memory may be started at any 4K word boundry in the LSI-11 128K word address space. Refer to table 2.1.

2.7.2 STARTING ADDRESS ASSIGNMENT GREATER THAN 128K WORD

When installing the NS23L in a bus where the maximum address is greater than 128K words, it is necessary to use table 2.2 in conjunction with table 2.1. It is also necessary to install jumper W12 and remove W16 (Etch cut).

First, determine the necessary starting address, then select the range, from table 2.2, that the starting address falls in. This will determine the setting for switches S6 thru S9.

Second, subtract the lower end of the range selected from the starting address. The difference will determine, from table 2.1, the settings for switches Sl thru S5. The following example may be helpful.

Example: It is desired to set the switches for a starting address of 1188K words.

1. 1188K falls in the range (from table 2.2)
 1152K - 1278K, therefore switches S6 thru
 S9 would be set as follows, (from table 2.2).

ADDRESS	RANGE	S6	S 7	S8	S9	
1152K-12	:78K	1	0	0	1	

2. Subtract the lower end of the range selected from table 2.2 from the desired starting address:

1188K - 1152K= 36K

3. Set switches S1 thru S5 according to the row in table 2.1 for 36K.

2.8 BATTERY BACK-UP

To implement battery back-up, etch jumpers must be cut between designated points and other wire jumpers installed. Feed thru's for installing BBU option jumpers are provived.

2.6.1 +5 VOLT BATTERY VOLTAGE

+5 volt battery voltage may be implemented by cutting etch jumper W13 and installing jumper W10. Jumper locations are shown in figure 2.1.

2.6.2 +12 VOLT BATTERY VOLTAGE

+12 volt battery voltage may be implemented by cutting etch jumpers W14 and W15 and installing jumper W11. Jumper locations are shown in figure 2.1.

STARTING	SI	WITCH	SETT	INGS**	
ADDRESS*	sl	S2	S3	S 4	S5
0K	0	0	0	0	0
4K	1	0	0	0	0
8K	0	1	0	0	0
12K	1	1	0	0	0
16K	0	0	1	0	0
20K	1	0	1	0	0
24K	0	1	1	0	0
28K	1	1	_1	0	0
32K	0	0	0	1	0
36K	1	0	0	1	0
40K	0	1	0	1 1	0
44K	1	1	0	1	0
48K	0	0	1	1	0
52K	1	0	1	1	0
56K	0	1	1	1	0
60K	1	1	_1	1	0
64K	0	0	0	0	1
68K	1	0	0	0	1
72K	0	1	0	0	1
76K	1	1	0	0	1
80K	0	0	1	0	1
84K	1	0	1	0	1
88K	0	1	1	0	1
92K	1	11	1	0	1
96K	0	0	0	1	1
100K	1	0	0	1	1
104K	0	1	0	1	1
108K	11	1	0	_1	1
112K	0	0	1	1	1
116K	1	0	1	1	1
120K	0	1	1	1	1
124K	1	1	1	1	1

^{*} In 4K word increments

STARTING ADDRESS SELECTION

TABLE 2-1

^{** 0=}OPEN (OFF) 1=CLOSED (ON)

ADDRESS	S	VITCH	SETTI	NGS
RANGE	S6	<u>s7</u>	S8	S9
0K-128K*	1	1	1	1
0K-128K**	0	0	0	0
128K-256K	1	0	0	0
256K-384K	0	1	0	0
384K-512K	1	1	0	0
512K-640K	0	0	1	0
640K-768K	1	0	1	0
768K-896K	0	1	1	0
896K-1024K	1	1	1	0
1024K-1152K	0	0	0	1
1152K-1280K	1	0	0	1
1280K-1408K	0	1	0	1
1408K-1536K	1	1	0	1
1536K-1664K	0	0	1	1
1664K-1792K	1	0	1	1
1792к-1920к	0	1	1	1
1920K-2048K	1	1	1	1

0=OPEN (OFF) 1=CLOSED (ON)

- * Standard configuration Jumper W12 removed, W16 installed.
- ** Extended address option Jumper W12 installed and W16 removed.

ADDRESS RANGE SELECTION

TABLE 2-2

TABLE 2.3

Jumper Definitions

Jumper	Purpose	Configuration
Wl	-5V supply to array	I=Standard Configuration R=Factory Test Purposes Only
W2	Factory Test Aid	I=Standard Configuration R=Factory Test Purposes Only
W3	Factory Test Aid	I=Factory Test Purposes Only R=Standard Configuration
W4	Parity Error Enbl	I=Standard Configuration R=Factory Test Purposes Only
W5	Factory Test Aid	I=Factory Test Purposes Only R=Standard Configuration
W6	Mem Size Select	I=16K Word Memory R=32K Word Memory
W7	Mem Size Select	I=32K Word Memory R=16K Word Memory
W8	Refresh Select	I=External Refr Sel R=Internal Refr Sel
W9	Refresh Select	I=Internal Refr Sel R=External Refr Sel
W10	+5V Batt Supply	I=Batt Back-up Option R=Non-BBU
Wll	+12V Batt Supply	I=Batt Back-up Option R=Non-BBU
W12	Extended Addr. Option	I=2M Word Addr Range R=0-128K Addr Range
W13		
W14	Standard Voltage	Etch Jumpers Remove
W15	Supplies	for Battery Back-up option
W16	Extended Address Option	I=0-128K Address Range R=2M Word Address Range

Note 1 I= Installed R= Removed




FIGURE 2.1 JUMPER LOCATION CHART




FIGURE 2.2 MODULE ORIENTATION

2.9 INSTALLING MEMORY MODULES

2.9.1 The memory module must be inserted into the backplane with components facing row 1 as shown in Figure 2-2.

CAUTION

Do not attempt to install or remove memory modules with DC power applied to the backplane. Damage to the memory may occur.

2.9.2 Insert the memory into connector slots A and B only if using a H9273A or H9281 backplane. If using a H9270 or a DDV11-B backplane, the memory may be installed in slots A and B or C and D.

2.10 VERIFYING MEMORY OPERATION

When memory modules are installed, apply DC power and verify operation by running the system diagnostics; in particular, those that test the memory.

2.11 MAINTENANCE

2.11.1 GENERAL

The memory itself does not require routine maintenance on a regularly scheduled basis. Systems diagnostics should be performed from time to time to verify correct operation.

2.11.2 TROUBLESHOOTING

In the event problems are encountered:

- o Are all power supplies turned on? Verify that +5V and +12V power is applied to the backplane.
- o Is the system configured properly? Verify that all modules are firmly seated and inserted into the backplane in their proper slots.
- o Is the DMA priority daisy chain maintained? Verify that there are no empty slots between the first and last module.
- o Are all system cables properly installed? Check that the cables are connected at each end.

SECTION III

THEORY OF OPERATION

3.1 GENERAL

The details in this section describe the operation of the memory card in the LSI-ll system.

3.2 INTERFACE

3.2.1 INTERFACE TIMING

Timing as given in figures 3-1 and 3-2 is taken at the bus receiver outputs and bus driver inputs.

It is assumed that all of the LSI-11 bus lines have proper termination. The timing as shown in Figures 3-1 and 3-2 is referenced to the +1.5V level of the signal transitions shown.

The timing values given in Paragraph 1.6 are also referenced to the same +1.5V level.

3.2.2 INTERFACE LOGIC LEVELS

The logic levels for the signals in/out of the memory card are as follows:

a) Input Signal Logic Levels

- 1) Logic One = 1.3 volts maximum
 30 ua type. at 0.8V.
- 2) Logic Zero= 1.7 volts minimum 80 ua max. at 2.5V.

b) Output Signal Logic Levels

- 1) Logic One = 0.7 volts max. at 70 ma
- 2) Logic Zero= 2.4 volts min.
 25 ua max. at 3.8 volts.

3.2.3 INTERFACE SIGNALS

There are seven (7) input control signals, two (2) output control signals, and twenty-two (22) bidirectional signal lines (address and data) on

the memory card. Refer to Figure 3-3 for the block diagram of internal signal flow.

Input Signals

The seven input control signals to the memory card are:

SIG	NAL C	CONNECTOR PIN
1.	BDOUT	AE2
2.	BDIN	AH2
3.	BSYNC	AJ2
4.	BWTBT	AK2
5.	REFRESH (option	al ARl
6.	BDCOK	BAl
7:	BINIT	AT2

The memory card presents one standard bus load to the LSI-11 bus for each of the signals.

The standard input control signals perform the following functions:

BDOUT (AE2)

This signal, when asserted, indicates that a WRITE cycle (DATO) or the write portion of a READ-MODIFY-WRITE cycle (DATIO) is to be performed by the memory.

BDIN (AH2)

This signal, when asserted, indicates that a READ cycle (DATI) or the read portion of a READ-MODIFY-WRITE cycle (DATIO) is to be performed by the memory.

BSYNC (AJ2)

This signal, when asserted, indicates that a valid address is on the bus. When the address is in the operating range of the memory module, BSYNC will also initiate a memory cycle. The type of memory cycle is determined by the state of BDIN, BDOUT and BWTBT.

PARERR (AC1, BDAL 16)

See Paragraph 3.5.

BRPLY (AF2)

This signal is asserted in response to a memory cycle request. During write cycles (DATO, DATIO), RPLY indicates acceptance of data from the bus. During read cycles (DATI, DATIO), RPLY indicates that valid data will be on the bus within 125ns.

Bidirectional Signals

The twenty-two (22) bidirectional signal lines provide the memory card with address and data information. These lines are time-multiplexed between the address and data in/out during any cycle requested of the memory card externally.

The twenty-two (22) signals are:

SIG	NAL	CONNECTOR PI	M
1)	BDAL OL	AU2	
-	BDAL 1L	AV2	
3)	BDAL 2L	BE2	
4)	BDAL 3L	BF2	
5)	BDAL 4L	BH2	
6)	BDAL 5L	BJ2	
7)	BDAL 6L	BK2	
8)	BDAL 7L	BL2	
9)	BDAL 8L	BM2	
10)	BDAL 9L	BN2	
11)	BDAL 10L	BP2	
12)	BDAL 11L	BR2	
13)	BDAL 12L	BS2	
14)	BDAL 13L	BT2	
15)	BDAL 14L	BU2	
16)	BDAL 15L	BV2	
	BDAL 16L	AC1	
18)	BDAL 17L	ADl	
19)	MMU DAL 18H	BCl	
20)	MMU DAL 19H	BDl	
21)	MMU DAL 20H	BEl	
22)	MMU DAL 21H	BFl	

BWTBT (AK2)

This signal, when asserted during the leading edge of a BSYNC signal, indicates a write cycle (DATO or DATOB) is to be performed. If asserted during the duration of BDOUT, a byte write DATOB or DATIOB) will take place. The byte to be written is determined by the state of BDALØ during the leading edge of BSYNC. BDALØ = Ø indicates byte Ø; BDALØ = l indicates byte l.

Refresh (AR1)

This is not a standard LSI-ll bus signal. If the memory module has been configured for the external refresh option, a high-to-low transition of this signal will trigger a refresh request into the memory refresh arbitration circuitry. If a memory cycle is in progress, the request will be honored at the end of the cycle and prior to initiating another cycle. A refresh cycle must be initiated once every 15+1 us. The external refresh signal can be synchronous or asynchronous.

BDCOK (BA1)

This signal goes active HI 3ms min. after DC is applied. It falls LO 5us min. before DC voltages are out of tolerance.

It is used to prevent the memory card from being selected on power-up or power-down.

BINIT (AT2)

This signal is used to reset internal select registers.

Output Signals

The two (2) output control signals available from the memory card are:

SIC	SNAL	CONNECTOR PIN
1.	PARERR	ACl (BDAL 16)
2.	BRPLY	AF2

The standard output control signals perform the following functions:

The card interprets the data on these lines as shown in Figures 2-1 or 2-2 in relationship to BSYNC, BDIN, BDOUT and BRPLY. As shown in these Figures, the card interprets the data on these lines to be address information -75 to +25 nanoseconds around the leading edge of BSYNC. At all other times the information on these lines is interpreted by the card as either data into the card or data out of the card.

3.2.4 I/O CONNECTOR PIN LIST

The I/O Connector Pin List for the memory card is shown in Table 3-1.

Table 3-1. I/O Connector Pin List

Component Side	Pin	Pin	Solder Side
A Connector			
	Al	A2	+5 Volts
	B1	B2	
BDAL16 L	Cl	C2	Ground
BDAL17 L	Dl	D2	+12 Volts
	El	E2	DBOUT L
	Fl	F2	BRPLY L
	Hl	H2	BDIN L
Ground	Jl	J2	BSYNC L
	Kl	K2	BWTBT L
	Ll	L2	
Ground	Ml	M2	BIAKI L
	Nl	N2	BIAKO L
	Pl	P2	BBS7 L
BREF L	Rl	R2	BDMGI L
+12V BATT	Sl	S2	BDMGO L
Ground	Tl	Т2	BINIT L
	Ul	U2	BDAL00 L
+5V BATT	Vl	V2	BDAL01 L
B Connector			
BDCOK	Al Bl	A2 B2	+5 Volts
MMU DAL 18H		C2	
MMU DAL LOD			Cround
	Cl		Ground
MMU DAL 19H	Dl	D2	+12 Volts
MMU DAL 19H MMU DAL 20H	Dl El	D2 E2	+12 Volts BDAL02 L
MMU DAL 19H	Dl El Fl	D2 E2 F2	+12 Volts BDAL02 L BDAL03 L
MMU DAL 19H MMU DAL 20H MMU DAL 21H	Dl El Fl Hl	D2 E2 F2 H2	+12 Volts BDAL02 L BDAL03 L BDAL04 L
MMU DAL 19H MMU DAL 20H	Dl El Fl Hl Jl	D2 E2 F2 H2 J2	+12 Volts BDAL02 L BDAL03 L BDAL04 L BDAL05 L
MMU DAL 19H MMU DAL 20H MMU DAL 21H Ground	Dl El Fl Hl Jl Kl	D2 E2 F2 H2 J2 K2	+12 Volts BDAL02 L BDAL03 L BDAL04 L BDAL05 L BDAL06 L
MMU DAL 19H MMU DAL 20H MMU DAL 21H Ground -5 Volts in	Dl El Fl Hl Jl Kl Ll	D2 E2 F2 H2 J2 K2 L2	+12 Volts BDAL02 L BDAL03 L BDAL04 L BDAL05 L BDAL06 L BDAL07 L
MMU DAL 19H MMU DAL 20H MMU DAL 21H Ground	Dl El Fl Hl Jl Kl Ll Ml	D2 E2 F2 H2 J2 K2 L2 M2	+12 Volts BDAL02 L BDAL03 L BDAL04 L BDAL05 L BDAL06 L BDAL07 L BDAL08 L
MMU DAL 19H MMU DAL 20H MMU DAL 21H Ground -5 Volts in	Dl El Fl Hl Jl Kl Ll Ml	D2 E2 F2 H2 J2 K2 L2 M2 N2	+12 Volts BDAL02 L BDAL03 L BDAL04 L BDAL05 L BDAL06 L BDAL07 L BDAL08 L BDAL09 L
MMU DAL 19H MMU DAL 20H MMU DAL 21H Ground -5 Volts in	Dl El Fl Hl Jl Kl Ll Ml Nl	D2 E2 F2 H2 J2 K2 L2 M2 N2 P2	+12 Volts BDAL02 L BDAL03 L BDAL04 L BDAL05 L BDAL06 L BDAL07 L BDAL08 L BDAL09 L BDAL10 L
MMU DAL 19H MMU DAL 20H MMU DAL 21H Ground -5 Volts in	Dl El Fl Hl Jl Kl Ll Ml Nl Pl	D2 E2 F2 H2 J2 K2 L2 M2 N2 P2 R2	+12 Volts BDAL02 L BDAL03 L BDAL04 L BDAL05 L BDAL06 L BDAL07 L BDAL08 L BDAL09 L BDAL10 L BDAL11 L
MMU DAL 19H MMU DAL 20H MMU DAL 21H Ground -5 Volts in Ground	Dl El Fl Hl Jl Kl Ll Ml Nl Pl Rl	D2 E2 F2 H2 J2 K2 L2 M2 N2 P2 R2 S2	+12 Volts BDAL02 L BDAL03 L BDAL04 L BDAL05 L BDAL06 L BDAL07 L BDAL08 L BDAL09 L BDAL10 L BDAL11 L BDAL12 L
MMU DAL 19H MMU DAL 20H MMU DAL 21H Ground -5 Volts in	Dl El Fl Hl Jl Kl Ll Ml Nl Pl Rl Sl	D2 E2 F2 H2 J2 K2 L2 M2 N2 P2 R2 S2	+12 Volts BDAL02 L BDAL03 L BDAL04 L BDAL05 L BDAL06 L BDAL07 L BDAL08 L BDAL09 L BDAL10 L BDAL11 L BDAL12 L BDAL13 L
MMU DAL 19H MMU DAL 20H MMU DAL 21H Ground -5 Volts in Ground	Dl El Fl Hl Jl Kl Ll Ml Nl Pl Rl	D2 E2 F2 H2 J2 K2 L2 M2 N2 P2 R2 S2	+12 Volts BDAL02 L BDAL03 L BDAL04 L BDAL05 L BDAL06 L BDAL07 L BDAL08 L BDAL09 L BDAL10 L BDAL11 L BDAL12 L

3.3 ADDRESSING

All addresses are received from BDALØ and MMU DAL 18-21. The BDAL lines are received thru 2908 transceivers and the MMU DAL lines are received thru 74LS241 bus receivers. The outputs of the bus receivers (DALØ-21) are routed to address latches and card selection logic. DAL 1-7 are routed to an eight bit latch as DAL 8-14. The outputs of these two latches, and the outputs of the refresh address latches are wire-0Red together and routed to the memory array.

DAL 14-21 goes to the address selection logic to determine if an "in range" address is present. If an "in range" address is detected and BS7 is not active, +SEL, is generated and stored in the control latch (74S175). DAL Ø and DAL 15 are also stored in the control latch. The outputs of the control latch (+LSEL, AØ, A15) will be discussed with the timing and control. (Section 3.7).

3.4 DATA

There are 16 data bits on the LSI-11 bus. These are received from BDALØ thru 15. The 2908 bus transceivers contain a transparent latch on each bus receiver output and an edge triggered latch on each bus driver input. These latches are used to latch data into the memory card on a write cycle and data out of the card on a read cycle, therefore no other data latches are required. The latched bus receiver outputs (DAL Ø-15) are used to drive the data inputs of the memory array directly on a write cycle. On a read cycle the data outputs of the memory array are used to drive the bus driver inputs of the 2908 transceivers, and at valid data time, the data is clocked into the bus driver latches.

3.5 PARITY GENERATION AND CHECKING

Each 2908 bus transceiver contains parity generation and checking circuitry over the 4 bits it passes. The parity information is available as an odd parity output from each bus transceiver. The two bits generated over the lower byte (BDAL Ø-7) are exclusive-ORed together and the output is exclusive-ORed with DAL 16 which, when driven active during BDOUT time on a write cycle, causes wrong parity to be generated. The output of this second exclusive-OR gate is stored in memory as even parity over the lower byte. Parity is generated over the upper byte in an identical manner. During a memory read cycle, the bus transceivers generate odd parity over the read data and the parity outputs are passed thru the same circuitry as on a write cycle. The write wrong parity input is disabled, and a third esclusive-OR is used to compare the generated parity data with the stored parity data. Parity is generated over the upper byte in an identical manner and the outpus are ORed together and routed to BDAL 16.

If BDAL 16 is active during a read cycle at data time, a parity error has occured.

3.6 ARBITRATION

The NS23L memory uses 16Kxl dynamic memory chips that must be refreshed every 2ms. This requires that 1 refresh cycle be preformed every 15±1µs to completely refresh the memory is 2ms. Due to the refresh timing being generated asynchronusly with read/write cycles, it is necessary for the memory card to arbitrate between cycles requested from the LSI-11 bus and refresh cycles requested by the internal refresh timer, or external refresh requests if that option is being utilized.

A LM555 timer with a period of 15±1µs is used as the refresh timer; it's output is passed through an AND gate that may be used as an internal refresh disable. The output of the AND gate is passed thru an OR gate which external refresh requests may be supplied if internal refresh is disabled. The output of the OR gate clocks a flip-flop which sets a refresh request that goes to the arbitration circuit.

The path, thru which a cycle requested by the bus reaches the arbitration network, is as follows. The address selection circuitry generates a -SEL, which is stored in the control latch if an "in range" address is present on the LSI-11 bus. The output of this latch, +LSEL, is ANDed with SYNC, DCOK, -REFH, -REFH REQ, BUSY and -R/W to determine if a cycle may be started. This AND gate is the first level of the arbitration. If -REFH or -REFH REQ or -BUSY or -R/W are not present and DCOK and SYNC are present, the BUS CYC flip flop will be set, refresh cycles will be blocked, and a cycle started. If -REFH, -REFH REQ, -BUSY or -R/W is present and the LSI-11 bus requested a cycle the LSI-11 bus must wait until the present cycle is finished and the busy conditions are removed before it can start.

If a refresh cycle is requested during a cycle that was requested by the LSI-ll bus, it is held off by ANDing REFH REQ with the negative output of the BUS CYC flip flop. In the event a refresh cycle is requested at the same time a bus cycle is requested, the bus cycle is given priority over the refresh cycle and the refresh cycle request is saved until the bus cycle is complete.

3.7 TIMING AND CONTROL


The timing is simply a 200ns delay line fed by a OR function of BUS CYC flip flop, and REFH. flip flop. Appropriate taps are selected for generation of RAS, CAS and address mux. During a refresh cycle, CAS is blocked and a RAS only refresh cycle is performed.

The bus transceivers are controlled by DIN, DOUT and the timing chain. On a write cycle, DOUT is used to latch data into the transceivers latches. During a read cycle DIN is used as the bus driver enable (BE) and DIN ANDed with a tap from the delay line (indicating valid data) is used to latch data into the bus driver latches.

DOUT, in conjuction with WTBT and $A\emptyset$, is used as write enable (we) to the memory array. If WTBT is active during DOUT time, a byte write is preformed. $A\emptyset$, which has been latched in the control latch, determines which byte is to be written.

If the bus requests a Read Modify Write (RMW) cycle the memory also performs a RMW cycle on the 16K RAM. This timing and control is handled by using DIN as the bus enable and DOUT as write enable (WE) to the memory array.


All timing to the 32Kx2 bit parity storage array is identical to the memory array timing.



NOTES:

- 1. Timing shown at Bus Driver Inputs and Bus Receiver Outputs
- 2. Signal name prefixes are defined below:
 - T. Bus Driver Input
 - R. Bus Receiver Output
- 3. Don't care condition
- 4. All timing given in nanoseconds.

FIGURE 2-la DATI Bus Cycle Timing (Read Memory)



NOTE:

- 1. Timing shown at Bus Driver Inputs and Bus Receiver Outputs.
- 2. Signal name prefixes are defined below:
 - T. Bus Driver Input
 - R. Bus Receiver Output
- 3. Don't care condition

FIGURE 2-1b DATO or DATOB






FIGURE 2-2b External Refresh Cycle Timing



NOTE:

- 1. Timing shown at Bus Driver Inputs and Bus Receiver Outputs
- 2. Signal name prefixes are defined below:
 - T. Bus Driver Input
 - R. Bus Receiver Output
- 3. Don't care condition
- 4. All timings are given in nanoseconds

Figure 2-2a DATIO or DATIOB Bus Cycle Timing





APPENDIX A


REFERENCE DRAWINGS


This appendix contains the required reference drawings for the NS23L Memory Card.


870103858-001 Schematic 980103858-000 Assembly Drawing 980103858-000 Bill of Materials

















ITEM FIND NO	QU	ANT	ITY	PE	R /	ASS		UNIT OF		NIT OF EAS		IN	: E : II	NCH	ŧ		BK = AR =			D,C	BILL OF MATERIALS NO. 980103858 - 000		
NO									000	MEAS	PA	RT	NUN	ABE	R/I	REF	ERE	ENC	E D	ocı	JME	NT	DESCRIPTION REF DESIGNATOR
1																				-			
2																				-			
3									0		8	7	0	~	0	3	8	5	8	- 0	0	1	SCHEMATIC DIAGRAM
4									0		4	2	7	1	0	3	8	15	8	- 0	0	ı	TEST PROCEDURE
5									0		4	2	5	1	0	3	8	5	8	- c	0	1	TEST SPEC
Ь									0		4	2	6	1	0	3	8	5	8	-0	0	1	PRODUCT SPEC
7																				_			
8										·										_			:
9									1	EA	5	5	1	1	0	3	8	5	8	-0	0	3	PC BOARD
10									1	EA	4	8	2	0	0	0	3	5	4	- 0	0	1	I.C. 74LS00 U43
//										EA	4	8	2	0	0	0	0	7	9	-0	0	1	I.C. 74500 U58
12									1	EA	4	8	2	1	0	0	7	8	5	- 0	0	1	I.C. 74LS04 U50
13									1	EA	4	8	2	0	0	0	3	3	5	-0	0	1	I.C. 74S30 U64
14							e		1	EA	4	8	2	1	0	1	0	2	6	-0	0	1	I.C. 74532 U46
15									3	EA	4	8	2	1	0	0	フ	7	7	-0	0	1	I.C. 74537 <i>U38,440,441</i>
16									1	EA	4	8	2	1	0	0	3	6	5	0	0	1	I.C. 74LS74 U56
17									1	EA	4	8	2	0	0	0	1	7	9	- 0	0	1	I.C. 74874 U55
18									1	EA	4	8	2	1	0	0	8	4	0	-0	0	1	I.C. 745132 U57
19									1	EA	4	8	2	1	0	1	1	7	4.	-0	0	1	I.C. 74S135 U42
20									1	EA	4	8	2	0	0	0	4	3	7	-0	0	1	I.C. 745175 U48
21									1	EA	4	8	2	1	0	3	9	8	4.	-0	0	1	I.C. 74LS240 U67
22									1	EA	4	8	2	1	0	7	0	1	0	-0	0	/	I.C. 74LS241 U63
	REV		Ü		<u>· K</u>				Ļ		I		NO	ΓES	:								TITLE
ENG CHG	CHG				44¢		442		49	97 4	41 41	Ш											
Спц	DAT		3-29	1-81	3-31	1-0/	1-2	181	1-8	-3 2-	36-	81											NS 23 L
PREPA	APF		CHE		11/2	2		7	//2: P'D E	7/1	z/r	14											
JC J	ACO	bs			. 51		DAT	<u>D</u>	lu	≤ 1	4		29	00	Se	mi	con	duc	tor	Dr	ive	ora	A 980103858-000 OF 4
DATE	-24	-80	2416				DAI	f-,	/4/-6	50		_	Sa	nta	C	lar	а, (Cal	if. !	950	51		A 980103858-000 of 4

ITEM FIND	QU	ANT	ITY	PE	R	ASS	EM	BLY		UNIT OF MEAS		NIT OF EAS		IN	= 11	ACI NCH EE	ŀ		K = \R =			KREQ	ď.	BILL OF MATERIALS NO. 980103858-000
NO	15								000	IVIEAS	PA	RT	NUN	IBE	R/F	REF	ERE	NC	E (000	CU	ME	NT	DESCRIPTION REF DESIGNATOR
23			Î						1	EA	4	8	2	1	0	1	1	7	7		0	0	1	I.C. 745260 U47
24									2	EA	4	8	2	1	0	2	5	0	5	-1	0	0	1	I.C. 745 283 U44, U45
25									2	EA	4	8	2	1	0	2	6	4	1		0	0	1	I.C. 745373 <i>u52</i> , <i>u53</i>
26									1	EA	4	8	2	1	0	2	6	3	9	-	0	0	1	I.C. 74LS 393 U54
27									1	EA	4	8	2	1	0	3	و	7	1		0	0	1	I.C. 75452 U66
28	·								4	EA	4	8	2	1	0	7	0	0	1	- (0	0		I.C. 2908 U59-U62
29										EA	4	8	2	1	0	0	7	7	0	E	0	0	1	I.C. 74LSO8 U49
30									1	EA	4	8	2	1	0	2	1	6	0		0	0	1	I.C. 555 U65
31									J	EA	4	8	2	1	0	4	5	6	7	<u>-</u> [0	0	2	I.C. 3524 U37
32									1	EA	4	8	2	1	0	3	6	9	7	-1	0	0	1	I.C. 8641 U68
33									1	EA	6	1	1	1	0	1	0	2	7	- [2	0	0	DELAY LINE 200NS U39
34									1	EA	5	1	3	1	0	7	0	0	3	-	0	1	0	SWITCH, DIP 10 POS SI
35									١	EA	4	7	7	1	0		8		7	E	0	6	6	RES, MOD, 8 PIN SIP, 7/10K RP2
36										EA	4	7	4	1	0	1	8	5	4	-	0	0	2	RES. MOD. 10PIN SIPPLION RPI
37									3	EA	4	7	0	1	0	1	1	3	4		0	Ь	3	RES. CC, IK, 1/8 W, 5% R21, 26, 27
38									12	EA	4	7	0	1	0	1	1	3	4	- (RES.CC, 152, 18 W, 5% R1,8-11, 14-20
39									1	EA	4	8	2	1	0	2	6	4	1	-		0	2	I.C. 745373 U51
40									2	EA.	4	7	0	1	0	1	1	3	4	-	0	3	9	RES.CC, 1001, 1/8 W, 5% R22, R13
41																				-				·
42										EA	4	7	0	1	0	1	1	3	4		0	9	7	RES.CC, 27K, 1/8W,5% R23
43										EA	4	7	0	1	0	1	1	3	4	-				RES. CC, 68K, 1/8 W, 5% R24
44									3	EA	4	7	4	1	0	2	5	6	5	-1	0	7	3	RES. FILM, 5.11 K, 1/8W, 1% R3, R4, R5
	RE	٧	SHE	ETI									NO	ES	; :									TITLE
ENG	СН	G NO							L															
СНС	DA	ΓE							L.															NS 23 L
	AP			$oldsymbol{ol}}}}}}}}}}}}}}}}}}$																	سيين			
PREPA	_		CHE	CKED	В		API	PROV	ED E	BY		A.						ond duc				•	orat	tion SIZE BILL OF MATERIALS NO. SH_2
DATE			DATE				DAT	E										Cali	-	_				A 980103858-000 of 4

ITEM FIND NO	QU	ANT	ITY	PE	R	ASS	EMI	BLY		UNIT	ME	NIT OF EAS		IN	: E : II	NCH	ı		BK = AR =				ı'D	ВП		_		ERIALS 25 <i>8</i> -			******
NO									000	MEAS	PA	RT	NUN	IBE	R/F	REF	ERE	ENC	E C	00	CU	ME	NT		D	ES	CRIPT	ION	F	REF DESIG	NATOR
45									1	EA	4	7	4	1	0	2	5	6	5	-	0	3	В	RES.	FIL	М,	2.21K	1/8W, 19	16	R7	
46									1	EA	4	7	4	1	0	2	5	6	5	-	1	1	8	RES.	.FIL	M,	15.4K	1/8W, 19	10 F	22	
47									1	EA	4	7	4	1	0	2	5	6	5	-	1	6	6	RES.	FIL	M,	51.1K	1/0 W, 19	10	R6	
48																			1	-		•					- 1		1		
49																				•											
50									3	EA	4	8	1	0	0	0	0	8	3	-	0	0	1	DIC	DE	= ,	ING	1148		CRI, CRZ,	CR3
51									1	EA	4	8	1	1	0	0	8	5	3	\blacksquare	0	0	1	DIO	DE		IN 58	117	C	R4	
52									1	EA	1	5	1	1	0	1	3	0	8	-	0	3	7	CAF	, CI	ER	,.OIUF	1004,10	% (C31	
53									1	EA	1	5	1	0	0	0	0	4	8	-	0	0	1	CAP	CE	۹,,	.1 UF, +	20% 50V	/ (C32	
54																				-								_			
<i>5</i> 5									2	EA	1	5	0	-	0	1	0	8	1	-	0	3	6	CAP.	MIC	A,	100 PF	,500V,5	%	C45, C55	
56									1	EA	1	5	5	1	0	0	6	3	2	-	0	3	9	CAP.	TAN	7,6	.8UF, 3	5V, 209	% 0	253	
57									3	EA	1	5	5	1	0	0	6	3	0	-	0	2	5	CAP.	TANT	. 2	2UF, .	15 V, 20%	% (234,051,	C52
58									-	EA	1	5	5	1	0	0	6	2	4	-	0	4	9	CAP.	TAK	IT,	47UF,	20V, 20	%	C30	
<i>5</i> 9									1	EA	1	5	1	1	0	1	3	0	В	\blacksquare	0	2	5	CAP.	CEF	۲,,	001UF,	100V,+109	%	233	
60									45	EA	1	5	1	I	0	4	9	7	5	-	0	1	2	CAP.	CEF	۲,۰	47UF,5	50V,109	% (1-29, 35	-44,
61																				-									1	4 6-5 0,5	4
62																				-											
63									0	EA	4	8	2		0	7	0	4	8	-	0	0		I.C	. 16	KK	PAM, P	LASTIC	?		
64									0	EA	4	8	2		0		7	3	0	•	0	0	1	I.C.	16K	١, ١	RAM,	190NS			
65									36	EA	2	1	4	1	0	2	6	8	5	-	0	0	3	Soc	KET	ב	IL, 16	PIN	U	11-1136	
66																				-											
	RE	٧.	SHE	ETI									NO	res	3 :										TI	TL	E				
ENG	СНС	NO		\prod			İ			I																	_				
CHG	DAT	E																								11.	S 23	3 L			
	API	PR																													
J.C.	JAC	National Semiconductor Corporation SIZE BILL OF MATERIALS NO. SH 3 2900 Semiconductor Drive A 980103358-100 OF 4																													
DATE	-24	-80	DATE	:			DAT	E				_	Sa	nta	a C	lar	а,	Cal	if.	9	505	1					100	מכטוי) ز) 100	of <u>4</u>

ITEM FIND	Q	UA	NT	ITY	PE	ER	ASS	SEM	BLY		UNIT	ME	OF = IN : INCH AR: AS REQ'D 980103858-000										980103858-000		
NO										000	MEAS	PAI	RT I	NUN	IBE	R/F	REF	ERE	ENC	E C	000	CUI	ME	NT	DESCRIPTION REF DESIGNATOR
67										2	EA	7	4	0	1	0	1	0	0	6	-	0	0	7	HANDLE
68		T								4	EA	2	8	3	1	0	1	1	3	0	E	0	0	3	RIVET, 1/8 x 3/16
69																									
70										.1	FT	6	0	0		0	0	1	5	5	-	0	0	5	Wire, PVC, 24 AWG WI, W6-WII, W13,
71		Ī																							W14, W15
72										.1	FT	6	0	0	1	0	0	1	5	8		0	0	5	Wire, PVC, 30 AWE W2-W5
73																					빞				
74										6	EA	2	8	3	1	0	2	0	1	9		<u> </u>	0	1	POSTS, WITE Wrap W2-W5
75																				-					
76								<u> </u>					<u></u>					<u></u>							
77									<u> </u>				<u> </u>								ᆸ				
78										<u> </u>			<u> </u>												
79								<u> </u>		<u> </u>				<u> </u>							ᆸ				
80									<u> </u>												且				
81												<u> </u>	<u> </u>								ᅵᅵ				
82						L															且				
83										<u></u>			<u> </u>								且				
84								<u> </u>		<u></u>		<u> </u>	<u> </u>				<u> </u>				ᆸ				
85								<u> </u>			<u></u>	<u> </u>	<u> </u>	L				L			븨				
86		4							_	<u> </u>		<u> </u>	<u> </u>	<u> </u>			_				븨				
87										<u></u>			<u> </u>					<u> </u>			븨				
88							<u> </u>	ļ			<u> </u>			in the second se				<u></u>							
	_	ΕV		SHE	ETT			_		<u> </u>			_	NO.	res	; :									TITLE
ENG CHG	_		-			<u> </u>	-	1 _		1 1		***************************************	_												l
СПС	D	ATE	Ε						.,	<u> </u>	٠.		_												NS 23 L
	L	PP				<u></u>			60 <u>1</u> 0 2 3 5				2547,03	23432400		Kurana	Z2000.	100 125 80 12	are to the	4.5759.XX		(Escale)			
PREPA		•		CHE	CKE	D B	Y	API	PROV	ED I	BY .	A												ora	tion SIZE BILL OF MATERIALS NO. SH_4.
DATE				DAT	E			DAT	ΓE		— 1	1							duc						A 980103858-000 OF 4
7	-2	4-0	0	L				L.,				•		58	nta	ı C	ıar	а,	Cal	IT.	75		, ,	-	